POWER10

维基百科,自由的百科全书
POWER10
產品化2020[1][2]
設計團隊IBM[2] OpenPOWER基金會
生产商
指令集架構Power ISA英语Power ISA
制作工艺/製程7 nm[3]或10 nm[1][2]
核心数量48[4]
上代產品POWER9英语POWER9

POWER10是一个基于Power ISA英语Power ISA多核处理器系列,主要由IBM设计,但其OpenPOWER基金会的合作伙伴也做出了大量贡献[1][2]。POWER10处理器採用7纳米制程製造[2],並支持OpenCAPI英语Coherent Accelerator Processor Interface4.0和NVLink[4][5]。該處理器於2021年上市[6],採用PowerISA v3.1英语Power_ISA规范[7]

參考資料

  1. ^ 1.0 1.1 1.2 Williams, Chris. Power10 ... 2020 ... 10nm – suddenly IBM snaps awake, scribbles notes. The Register. 2015-08-11 [2020-08-18]. (原始内容存档于2020-05-17) (英语). 
  2. ^ 2.0 2.1 2.2 2.3 2.4 Morgan, Timothy Prickett. IBM Roadmap Extends Power Chips To 2020 And Beyond. The Next Platform. 2015-08-10 [2020-08-18]. (原始内容存档于2020-05-15) (英语). 
  3. ^ IBM Roadmap Extends Power Chips To 2020 And Beyond. WikiChip. 2018-12-20 [2020-08-18]. (原始内容存档于2020-08-06) (英语). 
  4. ^ 4.0 4.1 Spurway, David. IBM i at the heart of Cognitive Systems (presentation). Slideshare. 2017-06-09 (英语). [失效連結]
  5. ^ Spurway, David. IBM i at the heart of Cognitive Solutions 3Q17 (presentation). Slideshare. 2017-07-24 (英语). [失效連結]
  6. ^ "IBM Open Sources Power ISA, Delays POWER10 to 2021"页面存档备份,存于互联网档案馆). Wikichip. 2019-09-12.
  7. ^ Carlos Eduardo Seo. We released the Instruction Set Architecture for POWER10. Power ISA v3.1 is available at the IBM Portal for OpenPOWER.. twitter.com. 2020-05-12 [2020-05-23]. (原始内容存档于2022-01-25).